# Digital Logic Design: Combinational Logic 

Instructor: Mark A. Strain, P.E.

2020

## PDH Online | PDH Center

5272 Meadow Estates Drive
Fairfax, VA 22030-6658
Phone: 703-988-0088
www.PDHonline.com

## Table of Contents

Introduction ..... 2
Binary Numbering System ..... 2
Decimal Notation ..... 3
Binary Notation ..... 3
Binary to Decimal ..... 3
Decimal to Binary ..... 4
Negative numbers in Binary ..... 5
Ones' Complement ..... 5
Twos' Complement ..... 6
Hexadecimal Notation ..... 7
Boolean Algebra ..... 9
Basic Theorems ..... 9
Commutative, Associative and Distributive Laws ..... 9
Commutative ..... 9
Associative ..... 9
Distributive ..... 9
Simplification Theorems ..... 10
DeMorgan's Theorem ..... 10
Standard Forms of Boolean Expressions ..... 11
Karnaugh Maps ..... 12
Logic Operations and Logic Gates ..... 16
Fundamental Logic Gates ..... 17
The AND Gate ..... 17
The OR Gate ..... 18
The NOT Gate ..... 20
Combined Logic Gates ..... 21
The XOR Gate ..... 22
The NAND Gate ..... 22
The NOR Gate ..... 23
The XNOR Gate ..... 23
NAND Logic ..... 24
Combinational Logic ..... 27
Adder ..... 29
Half Adder ..... 29
Full Adder ..... 30
Ripple Carry Adders ..... 32
Decoder ..... 32
Binary Decoder ..... 33
BCD to Seven-Segment Decoder ..... 36
Encoder ..... 37
Priority Encoder ..... 38
Multiplexer ..... 39
Demultiplexer ..... 42
Summary ..... 46

References ......................................................................................................................................... 47

## Introduction

You will encounter digital circuits multiple times in any given day. Digital circuits have infiltrated society in ways unheard of only a few decades ago. They are everywhere and seem to be in everything. Without them we would have no microprocessors. Without microprocessors we would have no computers or smartphones or sophisticated fifth-generation fighter jets or even something as simple and convenient as a coffee maker that brews the coffee before we wake up that shuts off automatically when we forget to turn it off. Maybe we could still design a coffee maker with an analog clock with a mechanical switch that will shut off the hot plate when the clock advances forward past a mechanical set point, but the point is that these little devices (digital circuits) are commonplace and here to stay.

Digital circuits are comprised of tiny little on/off switches called transistors. The transistor is the building block of all digital circuits. This revolutionary little switching device was invented in 1947 and its creators were awarded the Nobel Prize in Physics a few years later, and rightly so. Only a few other inventions have impacted and affected our lives in so many ways.

The transistor is the fundamental building block of digital circuits. It has been miniaturized by many orders of magnitude since its inception. This has allowed for the explosive growth in the complexity of digital circuits and microprocessors. Before the transistor computers were built with mechanical switches called relays. There were bulky, slow and highly prone to failure. If the computing industry was limited to using mechanical relays for processor cores, then the progression in computing technology would have come to a halt decades ago. Simple "hand" calculators would still be the size of a room and we would have no mobile phones not to mention a smartphone that understands the spoken language, "Siri, send a text".

Transistors can be organized into logic gates. The most basic gates are AND, OR and NOT. With these fundamental gates, all other gates can be built. Boolean algebra describes logic gates in symbolic form which gives a designer the ability to design a complicated logic circuit using math by forming equations. These equations are directly transformed into logic symbols and into a logic circuit. Connecting several logic gates together forms something called combinational logic. With this combinational logic, adders can be fabricated as well as encoders, decoders, multiplexers and demultiplexers. A multiplexer is a device that allows one input to be selected from several inputs. An arithmetic logic unit (ALU) is a multiplexer which is at the heart of a microprocessor's core.

## Binary Numbering System

In everyday life we are used to the numbering system known as the decimal numeral system. Our common numbering system is based on Arabic numerals (or symbols). Our numbering system is also base- 10 which means there are ten symbols ( $0,1,2,3,4,5,6,7,8$ and 9 ) used to represent every possible combination of numbers. Our numeral system is based on the number ten probably because long ago we discovered that we each have ten fingers which are useful tools to count on when doing simple math.

Computer systems and other digital systems use a numbering system based on a number other than ten. Digital systems (such as a computer central processing unit) use a numbering system
based on the number two. This base-2 numbering system is called the binary system. The binary system uses two symbols ( 0 and 1 ) to represent every possible combination of numbers.

## Decimal Notation

When we write decimal (base-10) numbers, we use positional notation. This means that each digit in a number is multiplied by a specific power of ten. The powers of ten (exponents) are positive on the left side of the decimal point and the powers of ten (exponents) are negative on the right side of the decimal point.

For example, consider the decimal number 3854:

$$
\begin{aligned}
& =3\left(10^{3}\right)+8\left(10^{2}\right)+5\left(10^{1}\right)+4\left(10^{0}\right) \\
& =3000+800+50+4 \\
& =3854
\end{aligned}
$$

Now consider the decimal number 1256.79:

$$
\begin{aligned}
& =1\left(10^{3}\right)+2\left(10^{2}\right)+5\left(10^{1}\right)+6\left(10^{0}\right)+7\left(10^{-1}\right)+9\left(10^{-2}\right) \\
& =1000+200+50+6+0.7+0.09 \\
& =1256.79
\end{aligned}
$$

| $\ldots$ | $10^{5}$ | $10^{4}$ | $10^{3}$ | $10^{2}$ | $10^{1}$ | $10^{0}$ | . | $10^{-1}$ | $10^{-2}$ | $10^{-3}$ | $10^{-4}$ | $10^{-5}$ | $\ldots$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 | 2 | 5 | 6 | . | 7 | 9 |  |  |  |  |

## Binary Notation

The binary system also uses positional notation. Each digit in the base-2 numbering system is multiplied by a specific power of two. Just as in the base-10 system, the powers of two are positive on the left side of the binary point and the powers of two are negative on the right side of the binary point.

## Binary to Decimal

Each digit is a multiple of a power of 2. All digits to the left of the decimal point are positive powers of 2 and all digits to the right of the decimal point are negative powers of 2 .
Consider the binary number 1011:

$$
\begin{aligned}
& =1\left(2^{3}\right)+0\left(2^{2}\right)+1\left(2^{1}\right)+1\left(2^{0}\right) \\
& =8+0+2+1 \\
& =11 \text { (base-10) }
\end{aligned}
$$

Now consider the binary number 10101101.101:

$$
\begin{aligned}
& =1\left(2^{7}\right)+0\left(2^{6}\right)+1\left(2^{5}\right)+0\left(2^{4}\right)+1\left(2^{3}\right)+1\left(2^{2}\right)+0\left(2^{1}\right)+1\left(2^{0}\right)+1\left(2^{-1}\right)+0\left(2^{-2}\right)+1\left(2^{-3}\right) \\
& =128+0+32+0+8+4+0+1+1 / 2+0+1 / 8 \\
& =173.625 \text { (base-10) }
\end{aligned}
$$

| $\ldots$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ | . | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $\ldots$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | . | 1 | 0 | 1 |  |  |  |

## Decimal to Binary

It is often necessary to represent a decimal fraction in binary. The integer part (to the left of the decimal point) is converted to binary by continually dividing by 2 until you get to 1 . The fractional part is converted to binary by continually multiplying by 2 until you get 0 or a repeating sequence or you get tired.
Consider the decimal number 142.378:
First, convert the integer part:
Divide by 2 Remainder

| $142 / 2$ | 0 |
| :--- | :--- |
| $71 / 2$ | 1 |
| $35 / 2$ | 1 |
| $17 / 2$ | 1 |
| $8 / 2$ | 0 |
| $4 / 2$ | 0 |
| $2 / 2$ | 0 |
| 1 | 1 |

Now, read the remainder part backwards and that is the binary representation of the integer part of the number: 10001110

Next, convert the fractional part. Start with the number to the right of the decimal point (0.378). Multiply the number times 2 and record what is to the left of the decimal place after this operation. Then take this number and discard whatever is to the left of the decimal place and continue.

$$
\begin{aligned}
& 0.378 * 2=0.756 \rightarrow 0 \\
& 0.756 * 2=1.512 \rightarrow 1 \\
& 0.512 * 2=1.024 \rightarrow 1 \\
& 0.024 * 2=0.048 \rightarrow 0 \\
& 0.048 * 2=0.096 \rightarrow 0 \\
& 0.096 * 2=0.192 \rightarrow 0 \\
& 0.192 * 2=0.384 \rightarrow 0 \\
& 0.384 * 2=0.768 \rightarrow 0 \\
& 0.768 * 2=1.536 \rightarrow 1 \\
& 0.536 * 2=1.072 \rightarrow 1 \\
& 0.072 * 2=0.144 \rightarrow 0 \\
& 0.144 * 2=0.288 \rightarrow 0 \\
& 0.288 * 2=0.576 \rightarrow 0 \\
& 0.576 * 2=1.152 \rightarrow 1 \\
& 0.152 * 2=0.304 \rightarrow 0
\end{aligned}
$$

Now, read the number forwards and that is the binary representation of the fractional part of the number: 0.011000001100010

Therefore, $142.378=10001110.011000001100010 \ldots$

## Negative numbers in Binary

In mathematics, negative decimal numbers can be represented by using a minus "-" sign. In digital circuits numbers are represented only by a sequence of bits, either a 0 or a 1 and no plus or minus sign. The most popular methods of representing signed numbers in binary are the ones' complement and twos' complement methods. These methods allow subtraction to be performed by adding the complement of a number instead of subtracting the number. The utilization of ones' complement and twos' complement greatly simplifies digital circuits since addition is a fundamental operation.

## Ones' Complement

The ones' complement of a binary number is obtained by negating the number by inverting all of the bits. This is accomplished by changing all of the 0 s into 1 s and all of the 1 s into 0 s . The ones' complement of a number behaves as the negative of the original number. An addition operation is a fundamental operation in digital systems. There is no fundamental subtraction operation. Subtraction of two numbers is equivalent to adding one number to the negative of the other number. Therefore, any subtraction operation is equivalent to inverting one of the numbers and adding it to the other number.
Consider taking the ones' complement of the number 00001100 (base-2):
00001100
Invert all of the bits
11110011

Ones' complement is seldom used in digital systems because when a ones' complement number is added to another number, the result is offset by -1 . In other words, the result of a subtraction operation (using ones' complement) is off by -1 .

Consider subtracting 8 from 12 using ones' complement:
ones' complement of 8 :
00001000
Invert all of the bits
11110111

Now subtract 8 from 12:

$$
12-8=4
$$

Add the ones' complement of 8 to $12:(12-8)$
00001100
11110111

$$
\begin{aligned}
& 00000011 \\
& =3(\text { base- } 10)
\end{aligned}
$$

Note that the result is off by one. This problem is resolved by performing a twos' complement operation instead of a ones' complement.

## Twos' Complement

Twos' complement representation of a binary number has widespread use in digital systems. It solves the problem of the -1 offset that a ones' complement produces.

Consider the same subtraction operation as above, but this time using twos' complement of 8 :
00001000
Invert all of the bits and add one
11110111
00000001

11111000
(Note: Binary digits are often grouped in groups of four for readability.)
Now subtract 8 from 12:
$12-8=4$
Add the twos' complement of 8 to 12
00001100
11111000
------------
00000100
$=4$ (base-10)

Now consider subtracting 23 from 17: (17-23)
twos' complement of 23:
00010111
Invert all of the bits and add one
11101000
00000001
11101001

Now subtract 23 from 17:
$17-23=-6$
Add the twos' complement of 23 to 17
00010001
11101001
-----------
11111010
$=-6$ (base-10)

This is a negative number since the sign bit (most significant bit) is set. The number (without the sign) may be determined by taking the twos' complement of the result:

$$
\begin{aligned}
& \text { twos' complement of } 11111010 \text { : } \\
& \begin{array}{l}
11111010 \\
\text { Invert all of the bits and add one } \\
00000101 \\
00000001 \\
------- \\
00000110 \\
=6 \text { (base-10) }
\end{array}
\end{aligned}
$$

So the answer is -6 .

## Hexadecimal Notation

The hexadecimal numbering system is a numbering system that is base-16. The binary (base-2) numbering system has 2 symbols to represent the numbers up to 2 ( 0 and 1 ). The decimal (base10) numbering system has 10 symbols to represent the numbers up to $10(0,1,2,3,4,5,6,7,8$, and 9). The base-16 numbering system has 16 symbols to represent the numbers up to $16(0,1,2$, $3,4,5,6,7,8,9, A, B, C, D, E$, and F). Since there are no numeric single digits greater than 9 , the letters A through F are used to complete the sequence. The hexadecimal numbering system is used quite frequently in digital systems because binary numbers can be easily, quickly and more compactly represented using hexadecimal notation.

Sometimes it is not obvious that a number is hexadecimal. For example, if there were none of the digits A through F present, then the number may be confused with a decimal number. Therefore, some form of notation is required. A hexadecimal number, 7E5A for example, may be represented in any of the following ways:

$$
0 \times 7 \mathrm{E} 5 \mathrm{~A}
$$

7E5Ah
$7 \mathrm{E}^{2} \mathrm{~A}_{16}$
Converting from binary to hexadecimal is quite trivial. Each group of 4 binary digits is represented as a single hexadecimal digit.

Binary Hexadecimal

| 0000 | 0 |
| :--- | :--- |
| 0001 | 1 |
| 0010 | 2 |
| 0011 | 3 |
| 0100 | 4 |
| 0101 | 5 |
| 0110 | 6 |
| 0111 | 7 |
| 1000 | 8 |
| 1001 | 9 |
| 1010 | A |
| 1011 | B |
| 1100 | D |
| 1101 | F |
| 1110 |  |

Converting a larger number from binary to hexadecimal is simple; no arithmetic is required. The first thing to do is to separate all of the binary digits into groups of 4 (starting with the least significant digits). If there are not enough digits to make the last group of four, then pad to the left with zeros. Then convert each group of 4 binary digits into its equivalent hexadecimal number.

## Sample Problem:

Convert 1000101101011110 to hexadecimal.
First, separate the binary digits into groups of 4:

$$
1000101101011110
$$

Next, convert each group of 4 into a single hexadecimal digit:
8 B 5 E
Therefore, the result is 0 x 8 B 5 E .

Converting the other way, from hexadecimal to binary is just as easy. Convert each of the hexadecimal digits to a group of 4 binary digits.

## Sample Problem:

Convert to 0x53A2 binary.
First, convert each hexadecimal digit to a group of 4 binary digits:

$$
\begin{gathered}
53 \text { A } 2 \\
0101001110100010
\end{gathered}
$$

The leading zeros must be maintained for digits less than 8 (1000). So 3 (11) is represented as (0011) to maintain its position. However, the leading 0 may be removed off of the most significant digit.

Next, group the numbers together to get the answer:

It is acceptable to use either capital letters or lower case letters when representing the $\mathrm{A}-\mathrm{F}$ digits of a hexadecimal number, but consistency must be maintained within each number and the within the context of a text, drawing or software code. In other words, be consistent; use either upper case or lower case, not both.

Large registers of numbers are usually represented using hexadecimal numbers instead of binary numbers for readability purposes.

## Boolean Algebra

Boolean algebra is essential to logic design. It is the basic mathematics needed for the study of logic design in digital systems. The values of the variables are truth values (true and false) denote as logic 1 and logic 0 respectively since the switching devices utilized in logic design are two-state devices (high or low).

## Basic Theorems

$\mathrm{A}+0=\mathrm{A}$
$\mathrm{A}+1=1$
$\mathrm{A} \cdot 1=\mathrm{A}$
$\mathrm{A} \cdot 0=0$
$\mathrm{A}+\mathrm{A}=\mathrm{A}$
$\mathrm{AA}=\mathrm{A}$
$\left(\mathrm{A}^{\prime}\right)^{\prime}=\mathrm{A}$
$A+A^{\prime}=1$
$\mathrm{AA}^{\prime}=0$

## Commutative, Associative and Distributive Laws

## Commutative

$\mathrm{AB}=\mathrm{BA}$
$A+B=B+A$

## Associative

$(\mathrm{AB}) \mathrm{C}=\mathrm{A}(\mathrm{BC})=\mathrm{ABC}$
$(\mathrm{A}+\mathrm{B})+\mathrm{C}=\mathrm{A}+(\mathrm{B}+\mathrm{C})=\mathrm{A}+\mathrm{B}+\mathrm{C}$

## Distributive

$\mathrm{A}(\mathrm{B}+\mathrm{C})=\mathrm{AB}+\mathrm{AC}$
$\mathrm{A}+\mathrm{BC}=(\mathrm{A}+\mathrm{B})(\mathrm{A}+\mathrm{C})$

## Simplification Theorems

$\mathrm{AB}+\mathrm{AB}^{\prime}=\mathrm{A}$
$A+A B=A$
$\left(A+B^{\prime}\right) B=A B$
$(\mathrm{A}+\mathrm{B})\left(\mathrm{A}+\mathrm{B}^{\prime}\right)=\mathrm{A}$
$\mathrm{A}(\mathrm{A}+\mathrm{B})=\mathrm{A}$
$A B^{\prime}+B=A+B$

## DeMorgan's Theorem

$(\mathrm{A}+\mathrm{B})^{\prime}=\mathrm{A}^{\prime} \mathrm{B}^{\prime}$
$(\mathrm{AB})^{\prime}=\mathrm{A}^{\prime}+\mathrm{B}^{\prime}$

The following sample problems demonstrate how to reduce expressions using Boolean algebra.

## Sample Problem:

Reduce the following expression:

$$
\mathrm{AC}+\mathrm{C}\left(\mathrm{~A}^{\prime}+\mathrm{AB}\right)
$$

distribute the C and combine with the A and the $\mathrm{A}^{\prime}$

$$
\begin{aligned}
& =\mathrm{AC}+\mathrm{A}^{\prime} \mathrm{C}+\mathrm{ABC} \\
& =\mathrm{C}\left(\mathrm{~A}+\mathrm{A}^{\prime}\right)+\mathrm{ABC}
\end{aligned}
$$

since $A+A^{\prime}=1$

$$
=\mathrm{C}+\mathrm{ABC}
$$

factor out the C

$$
=\mathrm{C}(1+\mathrm{AB})
$$

anything ORed with 1 is a 1 , so $1+A B=1$

$$
=\mathrm{C}
$$

## Sample Problem:

Reduce the following expression:

$$
(\mathrm{A}+\mathrm{B})^{\prime}(\mathrm{C}+\mathrm{D})+(\mathrm{A}+\mathrm{B})^{\prime}
$$

use DeMorgan's theorem

$$
\begin{aligned}
& =\mathrm{A}^{\prime} \mathrm{B}^{\prime}(\mathrm{C}+\mathrm{D})+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \\
& =\mathrm{A}^{\prime} \mathrm{B}^{\prime}[(\mathrm{C}+\mathrm{D})+1]
\end{aligned}
$$

anything ORed with 1 is a 1 , so $(\mathrm{C}+\mathrm{D})+1=1$

$$
=A^{\prime} \mathrm{B}^{\prime}
$$

## Sample Problem:

Reduce the following expression:

$$
\mathrm{AB}+\mathrm{ABCD}
$$

factor out the AB

$$
=\mathrm{AB}(1+\mathrm{CD})
$$

anything ORed with 1 is a 1 , so $1+C D=1$

$$
=\mathrm{AB}
$$

## Standard Forms of Boolean Expressions

There are two standard forms of Boolean expressions: the sum-of-products and the product-ofsums. Each form can be converted to the other.

A sum-of-products (SOP) expression is formed by summing two or more product terms. A product term (also called a minterm) is a term like ABC. Summing product terms creates an expression like

$$
\mathrm{ABC}+\mathrm{A}^{\prime} \mathrm{B}+\mathrm{AC}
$$

A product-of-sums (POS) expression is formed by multiplying two or more sum terms. A sum term is a term (also called a maxterm) like ( $\mathrm{A}+\mathrm{B}+\mathrm{C}$ ). Multiplying product terms creates an expression like

$$
(\mathrm{A}+\mathrm{B}+\mathrm{C})\left(\mathrm{A}^{\prime}+\mathrm{B}\right)(\mathrm{A}+\mathrm{C})
$$

Converting from one form to another is achieved by taking the inverse twice of the whole expression and then using DeMorgan's Theorem. Taking the inverse twice gives the same result as the original expression, so the result of the equation is the same.

## Sample Problem:

Convert a sum-of-products expression to a product-of-sums expression.
The following SOP expression

$$
\mathrm{ABC}+\mathrm{A}^{\prime} \mathrm{B}+\mathrm{AC}
$$

is converted to a POS expression by inverting the expression twice:

$$
\left(\left(\mathrm{ABC}+\mathrm{A}^{\prime} \mathrm{B}+\mathrm{AC}\right)^{\prime}\right)^{\prime}
$$

Remember, in order to invert an expression like A + B, the terms must be inverted as well as the operator. So distribute the inverse function and the expression becomes

$$
\begin{gathered}
\left((\mathrm{ABC})^{\prime}\left(\mathrm{A}^{\prime} \mathrm{B}\right)^{\prime}(\mathrm{AC})^{\prime}\right)^{\prime}= \\
\left(\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime}+\mathrm{C}^{\prime}\right)\left(\mathrm{A}+\mathrm{B}^{\prime}\right)\left(\mathrm{A}^{\prime}+\mathrm{C}^{\prime}\right)\right)^{\prime}
\end{gathered}
$$

## Sample Problem:

Convert a product-of-sums expression to a sum-of-products expression.
The following POS expression

$$
(\mathrm{A}+\mathrm{B}+\mathrm{C})\left(\mathrm{A}^{\prime}+\mathrm{B}\right)(\mathrm{A}+\mathrm{C})
$$

is converted to a SOP expression by inverting the expression twice:

$$
\left[\left[(\mathrm{A}+\mathrm{B}+\mathrm{C})\left(\mathrm{A}^{\prime}+\mathrm{B}\right)(\mathrm{A}+\mathrm{C})\right]^{\prime}\right]^{\prime}
$$

Distribute the inverse function and the expression becomes

$$
\begin{gathered}
{\left[(\mathrm{A}+\mathrm{B}+\mathrm{C})^{\prime}+\left(\mathrm{A}^{\prime}+\mathrm{B}\right)^{\prime}+(\mathrm{A}+\mathrm{C})^{\prime}\right]^{\prime}=} \\
{\left[\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime}+\mathrm{AB} \cdot+\mathrm{A}^{\prime} \mathrm{C}^{\prime}\right]^{\prime}=} \\
{\left[\mathrm{AB}{ }^{\prime}+\mathrm{B}^{\prime} \mathrm{A}^{\prime} \mathrm{C}^{\prime}+\mathrm{A}^{\prime} \mathrm{C}^{\prime}\right]^{\prime}=} \\
{\left[\mathrm{AB}^{\prime}+\mathrm{A}^{\prime} \mathrm{C}^{\prime}\left(\mathrm{B}^{\prime}+1\right)\right]^{\prime}=} \\
{\left[\mathrm{AB}^{\prime}+\mathrm{A}^{\prime} \mathrm{C}^{\prime}\right]^{\prime}=} \\
\left(\mathrm{A}^{\prime}+\mathrm{B}\right)(\mathrm{A}+\mathrm{C})= \\
\mathrm{AA}{ }^{\prime}+\mathrm{A}^{\prime} \mathrm{C}+\mathrm{AB}+\mathrm{BC}= \\
\mathrm{A}^{\prime} \mathrm{C}+\mathrm{AB}+\mathrm{BC}
\end{gathered}
$$

Another way to convert the POS expression $(\mathrm{A}+\mathrm{B}+\mathrm{C})\left(\mathrm{A}^{\prime}+\mathrm{B}\right)(\mathrm{A}+\mathrm{C})$ to a SOP expression is to distribute the terms:

$$
\begin{gathered}
(\mathrm{A}+\mathrm{B}+\mathrm{C})\left(\mathrm{A}^{\prime}+\mathrm{B}\right)(\mathrm{A}+\mathrm{C})= \\
(\mathrm{A}+\mathrm{B}+\mathrm{C})\left(\mathrm{A}^{\prime} \mathrm{A}+\mathrm{A}^{\prime} \mathrm{C}+\mathrm{AB}+\mathrm{BC}\right)= \\
(\mathrm{A}+\mathrm{B}+\mathrm{C})\left(\mathrm{A}^{\prime} \mathrm{C}+\mathrm{AB}+\mathrm{BC}\right)= \\
\mathrm{A}^{\prime} \mathrm{AC}+\mathrm{AAB}+\mathrm{ABC}+\mathrm{A}^{\prime} \mathrm{BC}+\mathrm{ABB}+\mathrm{BBC}+\mathrm{A}^{\prime} \mathrm{CC}+\mathrm{ABC}+\mathrm{ABC}= \\
\mathrm{AB}+\mathrm{ABC}+\mathrm{A}^{\prime} \mathrm{BC}+\mathrm{AB}+\mathrm{BC}+\mathrm{A}^{\prime} \mathrm{C}+\mathrm{ABC}+\mathrm{ABC}= \\
\mathrm{AB}+\mathrm{ABC}+\mathrm{A}^{\prime} \mathrm{BC}+\mathrm{AB}+\mathrm{BC}+\mathrm{A}^{\prime} \mathrm{C}+\mathrm{ABC}+\mathrm{ABC}= \\
\mathrm{AB}+\mathrm{ABC}+\mathrm{A}^{\prime} \mathrm{BC}+\mathrm{BC}+\mathrm{A}^{\prime} \mathrm{C}= \\
\mathrm{AB}(1+\mathrm{C})+\mathrm{A}^{\prime} \mathrm{C}(\mathrm{~B}+1)+\mathrm{BC}= \\
\mathrm{AB}+\mathrm{A}^{\prime} \mathrm{C}+\mathrm{BC}
\end{gathered}
$$

Which is the same answer as above.

## Karnaugh Maps

A Karnaugh map (also known as a K-map) is a method used to simply Boolean expressions.
Karnaugh maps are used to present the binary information in a way that allows easy grouping of the terms that can be combined. A Karnaugh map is a representation of a truth table, reordered into a grid. All of the position values in a Karnaugh map are either 0 or 1, just like in a truth table. The cells of the grid are ordered in Gray code (00 011110 ). Each cell position represents
one combination of input conditions and each cell value represents the corresponding output value. Optimal groups of 1 s are identified and combined to form a minimal Boolean expression representing the required logic.

Consider the trivial example of an OR function.

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{F}$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Disregarding the fact for the moment that this is a fundamental gate, then the Boolean expression without any simplification is

$$
\mathrm{F}=\mathrm{A}^{\prime} \mathrm{B}+\mathrm{AB}^{\prime}+\mathrm{AB}
$$

Now use the two Boolean simplification rules $\left(A^{\prime} B+A B=B\right)$ and $\left(B+A B^{\prime}=A+B\right)$ :

$$
\begin{gathered}
\mathrm{F}=\mathrm{A}^{\prime} \mathrm{B}+\mathrm{AB} \mathrm{~A}^{\prime}+\mathrm{AB} \\
=\mathrm{A}^{\prime} \mathrm{B}+\mathrm{AB}+\mathrm{AB}{ }^{\prime} \\
=\mathrm{B}+\mathrm{AB} \\
=\mathrm{B}+\mathrm{A} \\
=\mathrm{A}+\mathrm{B}
\end{gathered}
$$

Now by using a Karnaugh map, the same minimal expression can be obtained.


Figure 1-2x2 Karnaugh map

A grid is drawn and the height of the box in this case is defined by A and the width of the box is defined by B . The interior of the box is filled in by the values for the function F . Then the 1 s are grouped into groups of 2 or 4 . A 1 that is used in one group can be reused in another group.
Take the horizontal group of 1 s . For this group, A is the only constant because B is both 0 and 1 in this group, so the value of this group is simply A. Now take the vertical group of 1s. For this group, B is the only constant because A is both 0 and 1 in this group, so the value of this group is simply B. Now by combining the two terms, the result becomes A + B.

$$
\mathrm{F}=\mathrm{A}+\mathrm{B}
$$

All of the groups of 1 s are combined in powers of two ( 2,4 , etc.). The row where $\mathrm{A}=1$ is combined and the column where $\mathrm{B}=1$ is combined. Therefore, the expression becomes $\mathrm{F}=\mathrm{A}$ (for the bottom row) + B (for the right column).

Karnaugh maps are typically used to simplify more complex Boolean expressions, like truth tables that have three or four inputs variables.

When two adjacent cells both contain a 1, the two cells can be grouped and simplified algebraically. Also in maps larger than a $2 \times 2$ grid, two adjacent pairs of cells all containing 1 s can be combined to form a group of four. This group of four can be simplified even further than just having two cells. This process can continue in powers of two depending on the size of the map. For example, two adjacent cells containing 1s forms a group of two. Four adjacent cells (either $2 \times 2$ or $1 \times 4$ or $4 \times 1$ ) containing 1 s forms a group of four. Eight adjacent cells ( $2 \times 4$ or $4 \times 2$ ) containing 1 s forms a group of eight.

## Sample Problem:

Consider the following truth table:

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{F}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

The associated Boolean expression (not simplified) is

$$
\mathrm{F}=\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}+\mathrm{A}^{\prime} \mathrm{BC}+\mathrm{AB}^{\prime} \mathrm{C}+\mathrm{ABC}^{\prime}+\mathrm{ABC}
$$

This expression can be simplified using Boolean simplification rules, but a simpler and more methodical way to simplify the above expression is to use a Karnaugh map.

A grid is drawn just as in the previous example except that this time the grid is two cells high and four cells wide. (Note: this map could also be drawn to be two cells wide and four cells high). The height of the grid is defined by A and the width of the grid is defined by the combination of $B C$. The positions for BC are listed as a Gray code: $00,01,11,10$. The values for the cells are filled in starting with the first row, from left to right: 0110 (Gray code - last two digits are reversed). The values for the cells for the second row are also filled in from left to right: 0111 .

The 1 s are now grouped into groups of 2 s or 4 s . Here two minterm are produced. Starting with the group of four, the only input variable that does not change is C , so the value of this minterm is C. Now going to the group of two, the input variables that do not change are $A$ and $B$; therefore, this minterm is AB .


Figure 2 - Karnaugh map

So, by combining the two minterms, the expression becomes $\mathrm{AB}+\mathrm{C}$. So the expression that started out as this

$$
\mathrm{F}=\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}+\mathrm{A}^{\prime} \mathrm{BC}+\mathrm{AB}^{\prime} \mathrm{C}+\mathrm{ABC}^{\prime}+\mathrm{ABC}
$$

becomes this

$$
\mathrm{F}=\mathrm{AB}+\mathrm{C}
$$

Boolean expressions with four input variables are simplified using a $4 \times 4$ Karnaugh map.

## Sample Problem:

Consider the following truth table:

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{F}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

The associated Boolean expression (not simplified) is

$$
\begin{gathered}
F=A^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime} \mathrm{D}+\mathrm{A}^{\prime} \mathrm{BC}^{\prime} \mathrm{D}^{\prime}+\mathrm{A}^{\prime} \mathrm{BC}^{\prime} \mathrm{D}+\mathrm{A}^{\prime} \mathrm{BC}^{\prime} \mathrm{D}^{\prime}+\mathrm{AB} \mathrm{AB}^{\prime} \mathrm{C} \mathrm{C}^{\prime} \mathrm{D}+\mathrm{AB}+ \\
\hline \mathrm{C}^{\prime} \mathrm{D}^{\prime}+\mathrm{ABC} C^{\prime} \mathrm{D}+\mathrm{ABCD} D^{\prime}+\mathrm{ABCD}
\end{gathered}
$$

This time since four input variables are used, a $4 \times 4$ grid is required. The height of the grid is defined by $A B$ and the width of the grid is defined by $C D$. The positions for both $A B$ and $C D$ are also listed as a Gray code: $00,01,11,10$. The values for the cells are filled in starting from the top, left to right, then down.

The 1 s are now grouped into groups of $2 \mathrm{~s}, 4 \mathrm{~s}$ or 8 s . In this map, there are three groups of 4 s .
Remember, a 1 in one group can be used in another group. The group can be vertical, horizontal, or in a $2 \times 2$ block.


Figure 3-4x4 Karnaugh map

Here three minterms are produced. Taking the vertical group of 1 s , the variables that do not change for the group are $C^{\prime}$ and $D$, so the minterm for this group is C'D. Taking the $2 \times 2$ block at the bottom center, the variables that do not change for the group are $A$ and $D$, so the minterm for this group is AD . Finally, taking the $2 \times 2$ group that is split on each side, the variables that do not change for the group are B and D', so the minterm for this group is BD'. Putting all of the minterms together produces the result $\mathrm{C}^{\prime} \mathrm{D}+\mathrm{AD}+\mathrm{BD}^{\prime}$.
So, the expression that started out as

$$
\begin{aligned}
& \mathrm{F}=\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime} \mathrm{D}+\mathrm{A}^{\prime} \mathrm{BC}^{\prime} \mathrm{D}^{\prime}+\mathrm{A}^{\prime} \mathrm{BC}^{\prime} \mathrm{D}+\mathrm{A}^{\prime} \mathrm{BCD} \mathrm{D}^{\prime}+\mathrm{AB} \mathrm{C}^{\prime} \mathrm{D}+ \\
& \mathrm{AB}^{\prime} \mathrm{CD}+\mathrm{ABC} \mathrm{D}^{\prime}+\mathrm{ABC}{ }^{\prime} \mathrm{D}+\mathrm{ABCD}{ }^{\prime}+\mathrm{ABCD}
\end{aligned}
$$

becomes

$$
\mathrm{F}=\mathrm{C}^{\prime} \mathrm{D}+\mathrm{AD}+\mathrm{BD}^{\prime}
$$

When there are five or more inputs to the Boolean expression, then the Karnaugh map will not fit on a $4 x 4$ grid. Each $4 x 4$ grid will handle four input variables. The next grid up would be a 4 x 8 grid; however, these are not used because the simplification process would be cumbersome. When five or more inputs are used, then multiple 4 x 4 grids are used. A five-input expression would require two 4 x 4 grids. A six-input expression would require four 4 x 4 grids, and so on.

## Logic Operations and Logic Gates

Binary logic uses variables that are either in a high state (or a logic "1") or in a low state (or a logic "0"). This makes the use of the binary numbering system perfect for digital systems like the ones used in computer systems. A switch is either on or off; it can implement two discrete logic states, logic " 1 " and logic " 0 ". The switching function in digital systems is implemented by the use of a transistor. A transistor, when biased properly, can act as a digital switch. Digital systems use thousands, millions and sometimes billions of transistors to implement the complex logic of the central processing unit of a simple microcontroller to a complex multicore microprocessor.

Every binary logical condition must assume a logic value 0 or 1 . There must be a way to combine different complex logical conditions to provide a logical result. The complex logical conditions are represented by logical functions and implemented with electrical circuits. Each logic function has its own special symbol and each has its own specific behavior.

The basic building blocks of a microcontroller or microprocessor are called logic gates. These gates are basic electrical circuits that have at least one input and only one output. The input and output values are logical values true (or 1 ) and false (or 0 ).

Gates have no memory; their output depends only on the value of the inputs. A gate's output is sometimes called its logical function. The relationship of a logic gate's output versus its inputs is best described by a truth table. A truth table lists every possible combination of inputs (in order) in tabular form and presents the corresponding output value in a separate column.

The following is an example of a truth table with two inputs (A and B) and one output (F). The table lists every possible combination of inputs in order and each associated output.

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{F}$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Figure 4 - Truth Table

## Fundamental Logic Gates

The three most basic logic functions are AND, OR, NOT. Any logical function can be implemented using these three different types of gates.

## The AND Gate

The AND gate implements the AND function. The AND logic function is represented as $\mathrm{F}=\mathrm{AB}$, where $F$ is the output and $A$ and $B$ are the inputs. The operator is sometimes represented as a dot, $A \cdot B$, but is most often represented with no operator, $A B$. The output is a logic 1 only if both inputs are logic 1. The following shows the symbol for an AND gate and its associated truth table.


Figure 5 - AND Gate ( $\mathrm{F}=\mathrm{AB}$ )

An AND gate can be thought of as two switches (inputs A and B) connected in series with a power source such as a battery or power supply and with the output such as a lamp. The output lamp is not illuminated unless both the switches are closed.


Figure 6 - AND gate composed of switches

A simple way to implement an AND gate is by connecting two NPN transistors in series with a power source and the output. The inputs A and B are the base connections of the two transistors.


Figure 7 - AND gate composed of transistors

## The OR Gate

The OR gate implements the OR function. The OR logic function is represented as $\mathrm{F}=\mathrm{A}+\mathrm{B}$, where F is the output and A and B are the inputs. The operator is represented by a plus $(+)$ sign.

The output is a logic 1 if either of the inputs is a logic 1 . The following shows the symbol for an OR gate and its associated truth table.


| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{F}$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Figure 8 - OR Gate $(\mathbf{F}=\mathbf{A}+\mathbf{B})$

An OR gate can be thought of as two switches (inputs A and B) connected in parallel and then connected in series with a power source and the output lamp. The output lamp is illuminated if either switch is closed.


Figure 9 - OR gate composed of switches

A simple way to implement an OR gate is by connecting two NPN transistors in parallel whose inputs A and B are the base connections. The parallel combination of the two transistors is connected in series with the power source and the output.


Figure 10 - OR gate composed of transistors

## The NOT Gate

The NOT gate is sometimes called an inverter. It implements the NOT (or invert) function. The NOT gate has only a single input. Its logic function is represented as $\mathrm{F}=\mathrm{A}^{\prime}$. The operator is represented by a single tick mark (') after the variable or as a bar ( - ) over the variable. The output is the inverse of the input. The following shows the symbol for a NOT gate and its associated truth table.


Figure 11 - NOT Gate ( $\mathrm{F}=\mathrm{A}^{\mathbf{\prime}}$ )

A NOT gate or an inverter is as simple as a normally open input switch connected in parallel with the output. The switch is connected in series with the power source and a resister. When the switch is open the current runs from the power source, through the resistor, through the lamp and finally to ground. When the switch is closed, the current is rerouted directly to ground, bypassing the lamp. Thus, when the switch is open (or off), the output is on (or high), and when the switch is closed (or on), the output is off (or low).


Figure 12 - NOT gate composed of a switch

A simple way to implement a NOT gate is by replacing the switch with an NPN transistor. The base of the transistor is the input to the gate. When the input is high, the current is rerouted through the transistor, thus bypassing the lamp.


Figure 13 - NOT gate composed of a transistor

## Combined Logic Gates

The most basic logic operations are AND, OR and NOT. These gates are fundamental. These gates can be combined to form other logical operations such as XOR, NAND, NOR and XNOR. Three of these gates (NAND, NOR and XNOR) have active low outputs. This means that their
outputs are inverted. The XOR gate (as well as the AND and OR gates) are active high. Their outputs are not inverted.

## The XOR Gate

The XOR gate implements the XOR function. The XOR logic function is represented as $\mathrm{F}=\mathrm{A}$ $(+) \mathrm{B}$, where F is the output and A and B are the inputs. The operator is represented by a plus sign with a circle around it $(+)$. The output is a logic 1 if one of the inputs is a logic 1 and the other input is a logic 0 . The following shows the symbol for an XOR gate and its associated truth table.

The XOR gate is composed of two AND gates, an OR gate and two NOT gates.


Figure 14 - XOR gate is composed of AND, OR and NOT gates


Figure 15 - XOR Gate ( $\mathbf{F}=\mathbf{A}(+)$ B)

## The NAND Gate

The NAND gate implements the NAND function. The NAND logic function is represented as F $=(A B)^{\prime}$, where $F$ is the output and $A$ and $B$ are the inputs. The output is a logic 1 if either of the inputs is a logic 0 . The following shows the symbol for an NAND gate and its associated truth table.

The NAND gate is composed of an AND gate followed by a NOT gate.


Figure 16 - NAND gate is composed of AND and NOT


Figure 17 - NAND Gate ( $\left.\mathrm{F}=(\mathrm{AB})^{\prime}\right)$

## The NOR Gate

The NOR gate implements the NOR function. The NOR logic function is represented as $\mathrm{F}=(\mathrm{A}$ $+\mathrm{B})^{\prime}$, where F is the output and A and B are the inputs. The output is a logic 1 if both of the inputs are a logic 0 . The following shows the symbol for an NOR gate and its associated truth table.

The NOR gate is composed of an OR gate followed by an NOT gate.


Figure 18 - NOR gate is composed of OR and NOT


| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{F}$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

Figure 19 - NOR Gate $\left(\mathbf{F}=(\mathbf{A}+\mathrm{B})^{\prime}\right)$

## The XNOR Gate

The XNOR gate implements the XNOR function. The XNOR logic function is represented as F $=(\mathrm{A}(+) \mathrm{B})^{\prime}$, where F is the output and A and B are the inputs. The output is a logic 1 if both of the inputs are a logic 0 or if both of the inputs are a logic 1 . The following shows the symbol for an XNOR gate and its associated truth table.

The XNOR gate is composed of an XOR gate followed by a NOT gate.


Figure 20 - XNOR is composed of XOR and NOT


| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{F}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Figure 21 - XNOR Gate $\left(\mathbf{F}=(\mathbf{A}(+) B)^{\prime}\right)$

## NAND Logic

NAND gates have functional completeness. This means that any combinational logic function can be realized using only NAND logic (or using only NAND gates). NAND gates are universal gates that can be combined to form any other kind of logic gate (NOT, AND, OR, XOR, NOR, XNOR). A NAND gate is a universal gate which means that it can be used to implement any other Boolean function.

A NOT gate is made by connecting the inputs of a NAND gate together.


Figure 22 - NOT gate using NAND logic

$$
\begin{gathered}
\mathrm{Z}=(\mathrm{AA})^{\prime}=\mathrm{A}^{\prime} \\
\mathrm{Z}=\mathrm{A}^{\prime}
\end{gathered}
$$

An AND gate is made by connecting the output of a NAND gate to a NOT gate (or another NAND gate with its inputs connected together).


Figure 23 - AND gate using NAND logic

$$
\begin{gathered}
\mathrm{Z}=\left[(\mathrm{AB})^{\prime}(\mathrm{AB})^{\prime}\right]^{\prime}=\mathrm{AB}+\mathrm{AB}=\mathrm{AB} \\
\mathrm{Z}=\mathrm{AB}
\end{gathered}
$$

An OR gate is made by inverting both inputs and feeding those outputs into another NAND gate.


Figure 24 - OR gate using NAND logic

$$
\begin{gathered}
\mathrm{Z}=\left[(\mathrm{AA})^{\prime}(\mathrm{BB})^{\prime}\right]^{\prime} \\
=\mathrm{AA}+\mathrm{BB}=\mathrm{A}+\mathrm{B} \\
\mathrm{Z}=\mathrm{A}+\mathrm{B}
\end{gathered}
$$

A NOR gate is simply an OR gate as shown above with its output inverted.


Figure 25 - NOR gate using NAND logic

$$
\begin{aligned}
\mathrm{Z}= & \left\{\left[(\mathrm{AA})^{\prime}(\mathrm{BB})^{\prime}\right]^{\prime}\right\} \\
= & (\mathrm{AA}+\mathrm{BB})^{\prime} \\
& =(\mathrm{A}+\mathrm{B})^{\prime}
\end{aligned}
$$

An XOR gate is similar to an OR gate, but instead of both inputs being inverted before the final NAND, an extra NAND gate is put in at the input.


Figure 26 - XOR gate using NAND logic

$$
\begin{gathered}
\quad \mathrm{Z}=\left\{\left[\mathrm{A}(\mathrm{AB})^{\prime}\right]^{\prime}\left[\mathrm{B}(\mathrm{AB})^{\prime}\right]^{\prime}\right\} \\
=\left\{\left[\mathrm{A}\left(\mathrm{~A}^{\prime}+\mathrm{B}^{\prime}\right)\right]^{\prime}\left[\mathrm{B}\left(\mathrm{~A}^{\prime}+\mathrm{B}^{\prime}\right)\right]^{\prime}\right\} \\
=\mathrm{A}\left(\mathrm{~A}^{\prime}+\mathrm{B}^{\prime}\right)+\mathrm{B}\left(\mathrm{~A}^{\prime}+\mathrm{B}^{\prime}\right) \\
=\mathrm{AA}^{\prime}+\mathrm{AB}^{\prime}+\mathrm{A}^{\prime} \mathrm{B}+\mathrm{BB}^{\prime} \\
=\mathrm{AB}^{\prime}+\mathrm{A}^{\prime} \mathrm{B}
\end{gathered}
$$

An XNOR gate is simply an XOR gate with its output inverted.


Figure 27 - XNOR logic using NAND logic

$$
\begin{gathered}
\quad \mathrm{Z}=\left\{\left\{\left[\mathrm{A}(\mathrm{AB})^{\prime}\right]^{\prime}\left[\mathrm{B}(\mathrm{AB})^{\prime}\right]^{\prime}\right\}^{\prime}\right\} \\
=\left\{\left\{\left[\mathrm{A}\left(\mathrm{~A}^{\prime}+\mathrm{B}^{\prime}\right)\right]^{\prime}\left[\mathrm{B}\left(\mathrm{~A}^{\prime}+\mathrm{B}^{\prime}\right)\right]^{\prime}\right\}^{\prime}\right\} \\
=\left[\mathrm{A}^{\prime}\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime}\right)+\mathrm{B}\left(\mathrm{~A}^{\prime}+\mathrm{B}^{\prime}\right)\right]^{\prime} \\
=\left(\mathrm{AA}^{\prime}+\mathrm{AB}^{\prime}+\mathrm{A}^{\prime} \mathrm{B}+\mathrm{BB}^{\prime}\right)^{\prime} \\
=\left(\mathrm{AB}^{\prime}+\mathrm{A}^{\prime} \mathrm{B}\right)^{\prime}
\end{gathered}
$$

## Combinational Logic

Combinational logic uses a combination of gates to implement a desired result. Combinational logic circuits are made up of basic logic gates that are "combined" together to produce a circuit that has a specific purpose. With combinational logic an equation may be used to define a logic function. Its output is a function only of its inputs. For example, in the equation $Z=A B+C$, the output $Z$ is derived only from its inputs. That means $Z$ is a function of $A, B$ and $C$, or $Z=f(A, B$, C).

## Sample Problem:

Express X as an equation.


The output of the first AND gate is A AND B, or AB. This feeds into the OR gate so that the output of the OR gate is $(A B+C)$. This feeds into the second AND gate so that the output X is $(A B+C)$ AND D, or simply $(A B+C) D$, so

$$
X=(A B+C) D
$$

Any logic function can be realized using AND, OR and NOT operations. The equations are translated into logic gates which compose a circuit. NAND and NOR operations are universal and can be used in place of any other gate. An equation can be transformed into a circuit, and a circuit can be translated into an equation.
The main methods of defining the functionality of a combinational logic circuit are

1. Logic Function
2. Truth Table
3. Logic Diagram

A logic function is a Boolean expression that defines the output of a circuit with a given set of inputs. A truth table defines the output of a circuit in tabular form for all possible combinations of inputs. A logic diagram is a graphical representation of a circuit showing the connections of each logic gate.

For example, the following equation is easily made into a circuit using combinational logic:
$\mathrm{Z}=\mathrm{AB}+\mathrm{C}$


The corresponding truth table is as follows:

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{Z}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

Conversely, if all that is given is the logic circuit, the equation can be derived by decomposing the circuit.

$\mathrm{Z}=(\mathrm{A}+\mathrm{B})(\mathrm{C}+\mathrm{D})$
The corresponding truth table is shown below.

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Common combinational logic circuits have specific applications such as adders, comparators, encoders, decoders, multiplexers, demultiplexers, and code converters (such as binary and BCD).

## Adder

An adder is a digital circuit that adds two numbers. An adder is sometimes called a summer (one that sums). An adder circuit is an integral part of a microprocessor's arithmetic logic unit (ALU). Adders operate on binary numbers. They add two numbers and can also subtract two numbers. Subtraction is accomplished by adding a number to a negative number. A negative number is created by taking the ones' complement or twos' complement of the number.
The simplest form of adder is a half adder. A half adder becomes a full adder when it takes a carry bit as an input. Several full adders can be cascaded in a row to add large numbers. This is sometimes called a ripple carry adder.

## Half Adder

A half adder adds two binary digits A and B and produces two outputs, sum (S) and carry (C). The carry output represents an overflow condition adding the two digits A and B. The carry will be either a 0 or 1 . The single digit half adder, or one-bit half adder, is very simple.


Figure 28 - One-bit half adder
Its truth table looks like this.

| A | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{S}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

As you can see S is simply the result of A added to B , and C is high only when the result of $\mathrm{A}+$ $B$ will not fit in one digit. From looking at the truth table the equations for S and C become apparent:

$$
\begin{gathered}
\mathrm{S}=\mathrm{A}(+) \mathrm{B} \\
\mathrm{C}=\mathrm{AB}
\end{gathered}
$$

So the logic diagram is


Figure 29 - Logic diagram of a half adder

## Full Adder

A full adder is simply a half adder that takes in a carry bit from another section. A full adder has three inputs $\mathrm{A}, \mathrm{B}$ and $\mathrm{C}_{\mathrm{in}}$ and has two outputs S and $\mathrm{C}_{\text {out }}$. A full adder is usually a single stage in a cascade of adders used to add large numbers.


Figure 30 - One-bit full adder
The truth table of a full adder is

| $\mathbf{C}_{\text {in }}$ | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}_{\text {out }}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

The equations for $\mathrm{C}_{\text {out }}$ and S are

$$
\begin{aligned}
\mathrm{S}=\mathrm{C}_{\text {in }}^{\prime} \mathrm{A}^{\prime} \mathrm{B} & +\mathrm{C}_{\text {in }}^{\prime} \mathrm{AB}^{\prime}+\mathrm{C}_{\text {in }} \mathrm{A}^{\prime} \mathrm{B}^{\prime}+\mathrm{C}_{\text {in }} \mathrm{AB} \\
& =\mathrm{A}(+) \mathrm{B}(+) \mathrm{C}_{\text {in }} \\
\mathrm{C}_{\text {out }} & =\mathrm{AB}+\mathrm{C}_{\text {in }}(\mathrm{A}(+) \mathrm{B})
\end{aligned}
$$

And the logic diagram is


Figure 31 - Logic diagram of a full adder

In order to cascade the adders to add larger numbers the carry output of the least significant stage is connected to the carry input of the next significant stage.

## Ripple Carry Adders

Full adders can be cascaded (or connected together) to form an adder that can add numbers larger than one bit. A half adder is used at the least significant bit and full adders are used for each additional bit. The carry out output of the previous stage is connected to the carry in input of the next stage. These interconnections continue until all stages are connected. The sum output for each stage forms the multiple bit outputs, and the A and B inputs for each stage form the multiple bit inputs. The $A$ and $B$ inputs are $A_{3} A_{2} A_{1} A_{0}$ and $B_{3} B_{2} B_{1} B_{0}$. The output for the circuit above is a 5 -digit binary number formed by all of the sum outputs and the last carry out output: $\mathrm{C}_{\text {out } 3} \mathrm{~S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$.
In order to add two four-digit binary numbers, four stages are required:


Figure 32-4-bit adder

## Decoder

A decoder is a circuit that converts a coded input into a binary output bit. Each input code word produces a different output code word. There is a simple one-to-one mapping between inputs and outputs. Decoders are used in microprocessor systems. They are used to select different peripherals or input/output systems. They are used to decode addresses (as in a memory address) and they are used for instruction decoding (which will enable different functional blocks). Either of the below block diagrams are valid decoder block diagrams. The inputs are actually data select lines to select the proper output.


Figure 33 - Decoder block diagram

## Binary Decoder

A binary decoder is a simple form of decoder. It accepts an n-bit binary input and generates one out of $2^{\mathrm{n}}$ output codes. A binary decoder (or n-to- $2^{\mathrm{n}}$ decoder) has only one output active for any given input. So, a binary decoder simply selects which output to be active for a given input.
A 1-to-2 is the simplest form of binary decoder. The circuit looks like this


Figure 34-1-to-2 decoder circuit

The truth table is

| $\mathbf{A}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 1 | 1 | 0 |

The 1-to-2 decoder is trivial. The next level of complexity in decoders is a 2-to-4 decoder which looks like this


Figure 35-2-to-4 decoder circuit

The truth table for a 2 -to- 4 decoder is

| $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{3}}$ | $\mathbf{D}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |

A 3-to-8 decoder looks like this


Figure 36-3-to-8 decoder circuit

The truth table for a 3 -to- 8 decoder is

| $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{7}}$ | $\mathbf{D}_{\mathbf{6}}$ | $\mathbf{D}_{\mathbf{5}}$ | $\mathbf{D}_{\mathbf{4}}$ | $\mathbf{D}_{\mathbf{3}}$ | $\mathbf{D}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

A 3-to-8 decoder is commonly packaged into a 74138 part (a common digital integrated circuit). The 74138 decoder is ideally suited for high speed memory chip select address decoding. The decoder chip is used to select between multiple memory chips or other peripherals that share the same memory bus. Using a decoder chip multiple devices, like memory chips, network controllers, etc., can share the same address and data bus. The outputs of the decoder chip will be connected to the chip select of each device, so only one device is electrically connected to the bus at a time.

The output code for a binary decoder is simply a " 1 " that "walks" down the output pins as the input binary code increases. Different versions exist. Some have enable pins that will not produce any outputs unless the enable pin (or pins) are active. Other versions have all of the outputs inverted which would produce a code in which all of the bits are inverted.

## BCD to Seven-Segment Decoder

BCD (or binary coded decimal) is a type of binary code that encodes decimal digits into a fixed group of binary digits. For example, the decimal digits 0-9 would be represented by 4 binary bits. To represent a four-digit decimal number, 16 binary bits would be necessary:

$$
\begin{array}{cccc}
2 & 5 & 9 & 7 \\
0010 & 0101 & 1001 & 0111
\end{array}
$$

So, the decimal number 2597 would be represented in BCD code as 0010010110010111.
A BCD to 7-segment decoder decodes four binary bits into a single decimal digit. 7-segment displays are commonly used in electronics that utilize a 7 -segment display. The block diagram of a 7 -segment display looks like this


Figure 37 - BCD to 7-segment display decoder

The truth table for the above BCD decoder will look like this

| $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{a}$ | $\mathbf{b}$ | $\mathbf{c}$ | $\mathbf{d}$ | $\mathbf{e}$ | $\mathbf{f}$ | $\mathbf{g}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

These BCD decoders can be cascaded so that any number of segments can be used to represent a large decimal number.

## Encoder

An encoder performs the opposite operation as a decoder. An encoder encodes an input code to produce an encoded output.
A binary decoder takes $n$ inputs and produces $2^{n}$ outputs ( $n$ to $2^{n}$ ), so an encoder takes $2^{n}$ inputs and produces $n$ outputs. For example, a 4 -to- 2 encoder takes 4 inputs and produces 2 outputs.

| $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{E}_{\mathbf{1}}$ | $\mathbf{E}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 |

The above truth table produces the following output equations:

$$
\begin{aligned}
& \mathrm{E}_{0}=\mathrm{A}_{1}+\mathrm{A}_{3} \\
& \mathrm{E}_{1}=\mathrm{A}_{2}+\mathrm{A}_{3}
\end{aligned}
$$



Figure 38-4-to-2 encoder
The problem with this 4 -to- 2 encoder is that if more than one input is a " 1 " then the encoder does not work properly. In this design if $\mathrm{A}_{2}$ and $\mathrm{A}_{3}$ are a " 1 " then the output would be $\mathrm{E}_{1} \mathrm{E}_{0}=11$ (which is the same result as an input of 1000). Also, an output of 00 is generated when all of its inputs are " 0 " which is the same result as when the input is 0001 . The solution to these problems is to use a priority encoder.

## Priority Encoder

A priority encoder solves the problems of a simple binary encoder by allocating a priority level to each input. The output of a priority encoder corresponds to the currently active input which has the highest priority. When an input has multiple " 1 s " the highest priority takes precedence and all other inputs are ignored.
An example of a priority encoder is (where the Xs are "don't cares"):

| $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{E}_{\mathbf{1}}$ | $\mathbf{E}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | $X$ | 0 | 1 |
| 0 | 1 | $X$ | $X$ | 1 | 0 |
| 1 | $X$ | $X$ | $X$ | 1 | 1 |

So, from the truth table, the equations for $\mathrm{E}_{0}$ and $\mathrm{E}_{1}$ are

$$
\begin{aligned}
& \mathrm{E}_{0}=\mathrm{A}_{3}{ }^{\prime} \mathrm{A}_{2}{ }^{\prime} \mathrm{A}_{1}+\mathrm{A}_{3} \\
& \mathrm{E}_{1}=\mathrm{A}_{3}{ }^{\prime} \mathrm{A}_{2}+\mathrm{A}_{3}
\end{aligned}
$$

And by using the property $\mathrm{AB}^{\prime}+\mathrm{B}=\mathrm{A}+\mathrm{B}$, then the equations become

$$
\begin{aligned}
& \mathrm{E}_{0}=\mathrm{A}_{2}{ }^{\prime} \mathrm{A}_{1}+\mathrm{A}_{3} \\
& \mathrm{E}_{1}=\mathrm{A}_{2}+\mathrm{A}_{3}
\end{aligned}
$$

And the logic diagram becomes


Figure 39-4-to-2 priority encoder

## Multiplexer

A multiplexer (or MUX) is a device that selects one of several input signals. The specific input is selected by one or more data select lines. The input that is selected is routed to the output.


Figure 40 - 2-to-1 MUX block diagram
The 2-to-1 MUX is described by the equation

$$
\mathrm{Z}=\mathrm{S}^{\prime} \mathrm{D}_{0}+\mathrm{SD}_{1}
$$

The signal $(S)$ selects either of the two inputs $\left(D_{0}\right.$ or $\left.D_{1}\right)$ and switches the signal to the output (Z). If the control input is $S=0$, the output is $Z=D_{0}$; if the control input is $S=1$, the output is $Z$ $=\mathrm{D}_{1}$. The truth table that describes the 2 -to- 1 MUX is

| $\mathbf{S}$ | $\mathbf{Z}$ |
| :---: | :---: |
| 0 | $D_{0}$ |
| 1 | $D_{1}$ |

Figure 41-2-to-1 MUX truth table
or in binary form

| $\mathbf{S}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

Figure 42-2-to-1 MUX truth table (binary form)
Using a Karnaugh map to minimize the output produces the same equation as shown above

$$
\mathrm{Z}=\mathrm{S}^{\prime} \mathrm{D}_{0}+\mathrm{SD}_{1}
$$

| ${ }_{1} D_{0}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| S 0001 |  |  |  |  |
| 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 |

Figure 43 - Karnaugh map of 2-to-1 MUX

The design of a multiplexer is simple.


Figure 44 - 2-to-1 MUX logic diagram

A 4-to-1 MUX switches four inputs to one output using two data select lines.


Figure 45-4-to-1 MUX block diagram

If the control inputs are $S_{1} S_{0}=00$, the output is $Z=D_{0}$. If the control inputs are $S_{1} S_{0}=01$, the output is $Z=D_{1}$. If the control inputs are $S_{1} S_{0}=10$, the output is $Z=D_{2}$. Finally, if the control inputs are $\mathrm{S}_{1} \mathrm{~S}_{0}=11$, the output is $\mathrm{Z}=\mathrm{D}_{3}$.

The truth table that describes the 4-to-1 MUX is

| $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | $\mathbf{Z}$ |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{D}_{0}$ |
| 0 | 1 | $\mathrm{D}_{1}$ |
| 1 | 0 | $\mathrm{D}_{2}$ |
| 1 | 1 | $\mathrm{D}_{3}$ |

Figure 46-4-to-1 MUX truth table

The 4-to-1 MUX is described by the equation

$$
\mathrm{Z}=\mathrm{S}_{1}{ }^{\prime} \mathrm{S}_{0}{ }^{\prime} \mathrm{D}_{0}+\mathrm{S}_{1}{ }^{\prime} \mathrm{S}_{0} \mathrm{D}_{1}+\mathrm{S}_{1} \mathrm{~S}_{0}{ }^{\prime} \mathrm{D}_{2}+\mathrm{S}_{1} \mathrm{~S}_{0} \mathrm{D}_{3}
$$



Figure 47-4-to-1 MUX logic diagram

A multiplexer is a digital switch. Multiplexers are frequently used in digital systems to select the data which is to be processed or stored. Selection of data is a critical function in digital systems and computers. Multiplexers allow several signals to share one resource like a data bus. Multiplexers allow different logic functions to be switched in or out to allow two numbers to be either added, ANDed, ORed, etc. This functionality is at the heart of a microprocessor. Within the core is a device called the arithmetic logic unit (or ALU). The ALU brings two registers containing binary numbers together. Within the ALU, there is a multiplexer that selects between logic functions, so the two numbers can be either added, ANDed, ORed, etc.

## Demultiplexer

A demultiplexer (or DEMUX) is the opposite of a multiplexer. A multiplexer takes one of many inputs and routes it to a single output using several data select lines. Conversely, a demultiplexer takes a single input and routes it to one of many outputs using several data select lines.
A demultiplexer is very similar to a decoder. The difference is that a demultiplexer has a DATA input while the decoder does not, while both a demultiplexer and a decoder have several data SELECT lines.


Figure 48 - Block diagram - DEMUX vs decoder

A demultiplexer has an equation for each of its outputs. A multiplexer, on the other hand, has only one output equation since it only has one output. The 1-to-2 DEMUX is described by the following output equations:

$$
\begin{gathered}
\mathrm{D}_{0}=\mathrm{S}^{\prime} I \\
\mathrm{D}_{1}=\mathrm{SI}
\end{gathered}
$$



Figure 49-1-to-2 DEMUX block diagram

The signal ( S ) selects which output $\left(\mathrm{D}_{0}\right.$ or $\mathrm{D}_{1}$ ) that the input signal (I) will be routed. If the control input is $S=0$, the outputs are $D_{0}=I$ and $D_{1}=0$. If the control input is $S=1$, the outputs are $\mathrm{D}_{0}=0$ and $\mathrm{D}_{1}=I$. The truth table that describes the 1-to-2 DEMUX is

$$
\begin{array}{c|cc}
\mathbf{S} & \mathbf{D}_{1} & \mathbf{D}_{0} \\
\hline 0 & 0 & \mathrm{I} \\
1 & \mathrm{I} & 0
\end{array}
$$

or, in binary form

| $\mathbf{S}$ | $\mathbf{I}$ | $\mathbf{D}_{1}$ | $\mathbf{D}_{0}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 |

Figure 50-1-to-2 DEMUX truth table

The logic diagram of the demultiplexer is similar to a decoder with the addition of the input.


Figure 51-1-to-2 DEMUX logic diagram

A 1-to-4 DEMUX switches its one input to one of four outputs using two data select lines.


Figure 52-1-to-4 DEMUX block diagram

If the control inputs are $S_{1} S_{0}=00$, the outputs are $D_{0}=I, D_{1}=0, D_{2}=0, D_{3}=0$. If the control inputs are $S_{1} S_{0}=01$, the outputs are $D_{0}=0, D_{1}=I, D_{2}=0, D_{3}=0$. If the control inputs are $S_{1} S_{0}$ $=10$, the outputs are $D_{0}=0, D_{1}=0, D_{2}=I, D_{3}=0$. If the control inputs are $S_{1} S_{1}=11$, the outputs are $\mathrm{D}_{0}=0, \mathrm{D}_{1}=0, \mathrm{D}_{2}=0, \mathrm{D}_{3}=\mathrm{I}$.
The truth table that describes the 1-to-4 DEMUX is

| $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{3}}$ | $\mathbf{D}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | I |
| 0 | 1 | 0 | 0 | I | 0 |
| 1 | 0 | 0 | I | 0 | 0 |
| 1 | 1 | I | 0 | 0 | 0 |

or, in binary form

| $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | $\mathbf{I}$ | $\mathbf{D}_{\mathbf{3}}$ | $\mathbf{D}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 |

The 1-to-4 DEMUX is described by the following output equations

$$
\begin{gathered}
\mathrm{D}_{0}=\mathrm{S}_{1}{ }^{\prime} \mathrm{S}_{0}{ }^{\prime} \mathrm{I} \\
\mathrm{D}_{1}=\mathrm{S}_{1}{ }^{\prime} \mathrm{S}_{0} \mathrm{I} \\
\mathrm{D}_{2}=\mathrm{S}_{1} \mathrm{~S}_{0}{ }^{I} \\
\mathrm{D}_{3}=\mathrm{S}_{1} \mathrm{~S}_{0} \mathrm{I}
\end{gathered}
$$



Figure 53-1-to-4 DEMUX logic diagram

The following table shows the similarities and differences between a DEMUX and a decoder and a MUX and an encoder.

|  | Demultiplexer | Decoder | Multiplexer | Encoder |
| :---: | :--- | :--- | :--- | :--- |
| \#inputs <br> \# outputs | 1 data input <br> n data select lines <br> $2^{n}$ outputs | 0 data inputs <br> n data select lines <br> $2^{n}$ outputs | $2^{n}$ inputs <br> n data select lines <br> 1 output | $2^{\mathrm{n}}$ inputs <br> 0 data select lines <br> n outputs |
| Description | Connects data input <br> to the data output | Selects one of the $2^{\mathrm{n}}$ <br> outputs based on the <br> n data select lines | Routes one of the $2^{\mathrm{n}}$ <br> inputs to the output <br> based on the n data <br> select lines | Converts the input to <br> a binary-coded <br> output |
| Complement of | Multiplexer | Encoder | Demultiplexer | Decoder |

Table 1 - DEMUX vs Decoder, MUX vs Encoder

## Summary

Digital circuits have infiltrated every part of modern society. Life would definitely be different without their existence. The transistor is the fundamental building block in all digital circuits. Its miniaturization has allowed for the explosive growth in the complexity of digital circuits and in computing power. The binary numbering system is ideal to represent the inner workings of digital circuits since transistors can be driven high (or logic 1) or driven low (or logic 0 ).
Transistors are organized into logic gates, the most basic being the AND, OR and NOT gates. With these fundamental gates, all other gates are built. Combinational logic is formed when several gates are connected together to form a more complicated circuit. With this combinational logic, adders can be built as well as encoders, decoders, multiplexers and demultiplexers.

## References

1. "Adder (electronics) - Wikipedia, the Free Encyclopedia." Visited 20 July 2015 [https://en.wikipedia.org/wiki/Adder_(electronics)](https://en.wikipedia.org/wiki/Adder_(electronics))
2. "Basics of Digital Logic Design, Presentation D." visited 19 December 2014 <http://web.cse.ohiostate.edu/~teodores/download/teaching/cse675.au08/Cse675.02.D.LogicDesign_part1.pdf $>$
3. "Digital Logic Design." visited 19 December 2014
[http://american.cs.ucdavis.edu/academic/ecs154a.sum14/postscript/cosc205.pdf](http://american.cs.ucdavis.edu/academic/ecs154a.sum14/postscript/cosc205.pdf)
4. "Digital Logic Design, Lecture Schedule." 4 September 2013 [http://www.ece.rutgers.edu/~marsic/Teaching/DLD/syllabus.html](http://www.ece.rutgers.edu/~marsic/Teaching/DLD/syllabus.html)
5. "Karnaugh Map - Wikipedia, the Free Encyclopedia." Visited 26 July 2015
[https://en.wikipedia.org/wiki/Karnaugh_map](https://en.wikipedia.org/wiki/Karnaugh_map)
6. Roth, Charles H. Jr., Fundamentals of Logic Design, $3^{\text {rd }}$ ed., West Publishing Co., St. Paul, MN, 1985.
7. "NAND Logic - Wikipedia, the Free Encyclopedia." visited 28 October 2014 [http://en.wikipedia.org/wiki/NAND_logic](http://en.wikipedia.org/wiki/NAND_logic)
